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Flexible Logic from Neuronal Dynamics
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We present two novel methods for performing logic operations. Our methods are based on using
the time dimension for programming and data representation. The first method is based on varying
the sampling moment in time of a neuronal action potential, and the second method is based on a
neural delay system, where the generation of the action potential is delayed by specific time lengths,
to be sampled at a fixed moment in time. Both methods are supported by explicit examples.
PACS numbers: Valid PACS appear here
The computational capabilities of chaotic and non-
linear systems have been widely reported [3, 5, 6, 7, 8,
9, 10, 11, 12]. Most of these computational methods in-
volve the threshold control of a chaotic system [2, 4] to
perform computations, whether its simple arithmetic cal-
culations [9, 10], emulation of logic gates [11] or solving
more complex computational problems like the Deutsch-
Jozsa problem [12]. These nonlinear systems, with vari-
able thresholding schemes, provide an unique approach to
emulate all logic gates and have the flexibility of switch-
ing between different operational roles, thus allowing for
the design of a dynamic computer architecture. More re-
cently a different method for logic gate emulation based
on the synchronization of a driver and response nonlinear
systems has been reported [5]. In this method though,
the programming instruction and input data are sepa-
rated in different parts of the system. In this paper we
present two novel methods to perform computation using
nonlinear systems which utilize time as computational
commands to represent both the programming instruc-
tion and the input data stream into the logic gate, i.e.
computation is performed by varying a single parameter.
The first method is based on variation of the observation
time (sampling instance) of a non-linear signal to obtain
logic gate emulation, while the second method for logic
gate emulation is based on time delays in the generation
of a non-linear signal.
We will demonstrate these two general methods for
logic gate emulation by using the nonlinear properties of
action potentials generated by neurons. We model neu-
ronal dynamics in the framework of conductance based
Hodgkin-Huxley (HH) neurons [1, 13]. The first method
for logic emulation is based on the idea of sampling the
membrane voltage signal of a single neuron at different
moments in time. The second method utilizes two bi-
directionally coupled HH neurons, such that the two neu-
ron system creates a time delay circuit. This two neuron
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time delay circuit operates by generating an output spike
at time t0 + τ(R) in response to an input spike arriving
into the circuit at time t0. The logic gates are emulated
by varying the synaptic strength R that determines the
time delay τ(R) and then observing the output at a pre-
determined fixed time instant.
A system (a flexible logic gate) to be able to switch
between the five fundamental logic gates (AND, NAND,
OR, NOR, XOR), needs to be able to reproduce the truth
table of each and every one of these gates [5, 11]. We
can combine the truth tables into a single non-linear
function of the form: F (u, t) > 0, for t − ∆t > t >
t+∆ t, else F (u, t) = 0; which provides the required be-
havior for a system to be utilized as a flexible logic gate.
This function is very similar to an action potential gener-
ated by a neuron; resting at a low voltage (F (u, t) = 0),
and for a brief length of time rising very rapidly to a
higher voltage (F (u, t) > 0), and then dropping very
rapidly back to its original level. It is known that neurons
have a method for performing computational operations
[14]; we do not propose that the methods we present here
are the method neurons use, but it may well be a way
by which neuronal networks in the brain communicate
information.
For any computational system to be able to perform
flexible logic there are three parameters that need to be
given to the system. The first parameter that needs to
be introduced to the system is the programming instruc-
tion. This programming instruction is the parameter of
the system that defines which of the five logic gates will
be performed on a given set of inputs. The other two
parameters that need to be given to the system are the
two logical inputs, INPUT1 and INPUT2, see Figure 1.
The first method of flexible logic implementation we
will introduce is based on utilizing fixed time intervals for
representing the programming instruction and the two in-
puts to the gate, as described above. These time intervals
are combined (as explained below) to determine the time
at which the signal is to be sampled to obtain an output
from the gate. Consider a periodic nonlinear signal of
period T, which has a form close to that of a neuronal
action potential, see inset of Figure 2, i.e. for most of the
time the signal is “low” and for a brief length of time the
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Figure 1: Required inputs and outputs of a flexible logic gate.
signal is “high”. A programming instruction is a time
length, tprog < T , at which the signal is sampled; this
time length is measured from a predetermined reference
time point. Next, the input data are also represented by
a predetermined fixed time length. Specifically a finite
nonzero time length represents a logical 1, tinput,i, where
i = {1, 2}, while zero time length representing a logical
0. So we have:
tinput,i = {
tinput,i > 0, INPUT i = 1
tinput,i = 0, INPUT i = 0
These three time intervals define the observation time at
which the signal is sampled for the output of the logic
gate. This observation time is given by tprog + tinput,1 +
tinput,2.
It is important to note that the input data time length
needs to be a constant length irrespective of which of
the two inputs, INPUT1 or INPUT2, is at logical 1 and
of double time length for the input (INPUT1, INPUT2)
=(1,1). This is a necessary condition so that the two
input streams can be considered degenerate, i.e. the
cases (0,1) and (1,0) are represented by an equal time
length, while the case (1,1) corresponds to double this
time length, which we call as the input “unit” time.
Careful choice of both the programming instruction time
and the input unit time can produce responses (thresh-
old crossing) at the sampled instance that are identical
to the fundamental logic gates. Note that since the time
length representing a logical 0 is of zero length, the pro-
gramming instruction time is analogous to performing
the logical operation between two inputs of logical 0, i.e.
(0,0).
As an example consider the action potential generated
by a single neuron, modeled as a type I HH neuron [13],
see inset of Figure 2. For most of its period the sig-
nal rests at -60mV, the resting membrane potential of
the neuron, but for a brief period of time the membrane
voltage rises above the resting potential when the neuron
generates an action potential. If we interpret a mem-
brane voltage over -45mV as a logical 1 and below as
logical 0, then it is only a matter of when we observe
the signal to obtain a logical 0 or a logical 1 at the out-
put, which represents a flexible logic opearation. Take
for example the case of the logical gate NOR, see Table
Table I: NOR gate truth table, sampling time representation
of programming and inputs, necessary conditions for repre-
sentation of the NOR gate.
INPUTS NOR Sampling time Condition
(0,0) 1 tprog + 0 + 0 Vsampled > −45mV
(0,1)/(1,0) 0 tprog + tinput,1/2 + 0 Vsampled < −45mV
(1,1) 0 tprog + tinput,1 + tinput,2 Vsampled < −45mV
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Figure 2: Demonstration of operating a NOR gate using dif-
ferent sampling times. Green dot represents a logical 1 at
the OUTPUT, blue dot represents logical 0 at the OUTPUT.
The three dots indicate the distinct moments in time that the
signal would be sampled to generate the truth table of a NOR
gate. Inset: A typical action potential.
I, the truth table of the NOR gate is: OUTPUT=1 for
INPUTS=(0,0), OUTPUT=0 for INPUTS=(0,1) / (1,0)
and OUTPUT=0 for INPUTS=(1,1). So we need 3 dis-
tinct times at which to observe(sample) our signal that
correspond to the OUTPUT values given by the truth
table. At the same time, the time difference between the
3 observation times should be constant for the logical in-
put of 1 to have a constant representation, irrespective if
it is INPUT1 or INPUT2. See Table I.
In Figure 2 we show the results of sampling our signal
at the time instances of 2555 for inputs (0,0), 2605 for
inputs (0,1)/(1,0) and at 2655 for inputs (1,1). Therefore
in terms of programming and input time lengths, for the
NOR gate, tprog = 2555 time steps and tinput,i = 50, i =
{1, 2} time steps. As is clear from the figure the appro-
priate OUTPUT values are obtained, i.e. the voltage is
over -45mV for the (0,0) case and below for the other two
cases. This observation can be interpreted as follows: to
perform the logic gate NOR we require to wait 2555 time
steps as a programming time length and then another
50 time steps for each occurrence of a single logical in-
put of 1. Using the same system, that is the HH neuron
described above with the action potential generated at
the same rate, time instances for accomplishing the all
fundamental gates are given in Table II. So in essence
we have two time delays on the observation instance, one
for programming instruction, i.e. which gate will be per-
formed, and it is analogous to performing an operation
on inputs (0,0), and second time delay representing an
3Table II: Appropriate time sample instances to perform each
fundamental logic gate, for each case of different inputs. In
brackets the output of each gate is given.
NOR NAND AND OR XOR
(0,0) 2555 (1) 2505 (1) 2405 (0) 2455 (0) 2485 (0)
(0,1)/(1,0) 2605 (0) 2555 (1) 2455 (0) 2505 (1) 2535 (1)
(1,1) 2655 (0) 2605 (0) 2505 (1) 2555 (1) 2585 (0)
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Figure 3: Two neuron time delay circuitry. (Adapted from
[13].)
input of logical 1, in this case it is equal to 50 time steps.
The second method for flexible logic implementation is
based on the idea that one fixes the time instance of ob-
servation and varies the time of generation of the action
potential to perform the logic operations. This form of
variable delays can be implemented, in a neuronal sys-
tem, by using a simple network of two mutually coupled
neurons as explained below.
In [13] the authors present a neuronal circuit that has
the ability to generate an action potential at a delayed
time interval controlled by synaptic coupling strength.
In brief, the circuit is composed of two HH neurons ar-
ranged as shown in Figure 3 inset; with neuron (α), set
at resting state and the bistable neuron β also set at rest-
ing fixed point state. When an action potential arrives
at time t0, the neuron β is pushed into its bistable oscil-
lating state. This neuron then sends an excitatory input
drive to neuron α, which eventually triggers an action po-
tential, at a delayed time interval t0+τ(R), that depends
on the strength of excitatory synaptic input the neuron
receives at time t0 through the synapse gS = RgS0, with
gS0 = 1. At that stage the action potential generated by
the neuron α will inhibit the bistable neuron sending it
back to its resting state. Thus both neurons will return
to their resting states, making the system receptive to
a new operation. The time delay for the generation of
the action potential is governed by the parameter R, as
can be seen from Figure 3. By varying R we can have
the generated action potential be produced at different
times with respect to an initiating spike.
Now in order to implement flexible logic gates with
Table III: R values for all gates.
INPUTS NOR NAND AND OR XOR
(0,0) 1.705 1.700 1.690 1.695 1.697
(0,1)/(1,0) 1.710 1.705 1.695 1.700 1.702
(1,1) 1.715 1.710 1.700 1.705 1.707
this two neuron time delay circuitry, we set a specific
observation time to observe the output of this circuitry
in response to an initiating spike; i.e. in the example
below this time is at 425msec after the initiating spike.
Next we set a confirmation voltage at -45mV; which we
interpret as: logical 1 output if voltage at observation
time exceeds -45mV, else logical output 0. We also use
the range of R, 1.68 < R < 1.72 where the curve of
Figure 3 is linear, so that the changes in R are linearly
proportional to the changes in τ(R) and so changes for a
logical 1 at the input are independent of whether it is at
INPUT1 or INPUT2.
Using this method of time delays, flexible logic can
be implemented as follows: the time delay circuitry is
setup with a specific Rprog representing which logical op-
eration will be performed. Further, we shift the total
R value of the system an extra amount depending on
the inputs to the system. In analogy to the previous
method we have the total value of R defined as: R =
Rprog+Rinput,1+Rinput,2; representing the combination
of programming instruction, which decides the logic op-
eration to be performed, and the two input data streams,
each represented by a shift in total R. In our specific ex-
ample a shift of Rinput,i = 0.005, i = {1, 2} represents a
single logical 1 at the inputs, for cases (0,1) and (1,0);
and naturally for inputs (1,1) Rinput,1 + Rinput,2 = 0.01
and for (0,0) Rinput,i = 0, i = {1, 2}.
An initiating spike is given to the system every second,
like a universal clock. At 425msec after the initiating
spike we observe the system, if there is an action poten-
tial and the voltage is higher than -45mV we interpret a
logical 1 at the output otherwise a logical 0, see Figure 4
for an illustrative example of a NOR gate implementa-
tion. In Figure 4 we see the three distinct cases of the
truth table of a NOR gate superimposed. Each case is
generated with a different R value, representing the pro-
gramming and the inputs to the gate. As is expected
for the NOR gate, only in the case of INPUTS=(0,0) we
have an action potential, at the observation time, over
-45mV, signified by the green dot. In the other two cases
of the truth table the action potentials generated at those
R values are lower than -45mV at the observation time,
signified by blue dots. Just like in the previous method,
of varying sampling time, we can with this method re-
produce the five fundamental logic gates with different
delay parameter values, R, see Table III.
We are using neuronal systems for our demonstrations
as they are one of the most natural generators for the
function that covers all fundamental logic gates. The
neuronal action potential structure is exactly what is
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Figure 4: Demonstration of operating a NOR gate using dif-
ferent delay times. Green dot represents a logical 1 at the
OUTPUT, blue dot represents logical 0 at the OUTPUT. The
three action potentials each represents a distinct case of the
truth table of NOR gate, in reality only one action potential
will be generated for the specific case of inputs.
needed for our methods to work. The novelty of the
methods introduced is that we use time for both the
computational programming and the data representa-
tion. Based on these methods our computational effi-
ciency and capabilities are limited by how finely time can
be sliced, the sampling rate. The finer definition we have
on the slicing of time, higher sampling rate, the more dis-
tinct the different cases can be and more robust to noise.
In the implementation of our ideas using neuronal mod-
els, the key parameter that defines the precision of each
operation is the width of the action potential in relation
to the period of the signal, the wider the action potential
is the further apart in time each case will be provid-
ing more resolution between the different logic cases and
more robustness to noise.
To concatenate such systems into more complex logic
circuits, of two logic gates and more, the output from
one such system needs to be given as an input to the
next gate (system). This can be accomplished with the
use of a lookup table that relates the event of crossing
the threshold, or not, with a time length (for the first
method) or with a shift in R (for the second method),
see Figure 5 for a demonstration. A look up table is used
because the nature of the inputs to the system is different
to that of the output, inputs are time lengths (or changes
in synaptic strength, R) whereas outputs are events.
Further research will focus to bring the inputs and out-
puts to the same units so that concatenation can be per-
formed without the use of a lookup table, which adds
computational overhead. In addition a method using
time as computational commands, to store and process
(specifically: searching) information will be reported in
a future paper.
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Figure 5: Each flexible logic gate passes its output to a look up table that translates the event of crossing the -45mV threshold
to a change in the R parameter of the next flexible logic gate.
